After compiling VHDL code with any EDA tool, we get __________ - Study24x7
Social learning Network
18 May 2019 10:25 AM study24x7 study24x7

After compiling VHDL code with any EDA tool, we get __________

A

Final device

B

FPGA

C

Optimized netlist

D

Netlist

study24x7
Write a comment
  • geet sharma
  •  After entering the code into any EDA tool, we need to compile the code. When the compilation is complete, then we get the complete netlist of the system designed by using VHDL. After which optimization process is used to optimize the netlist and then by placement and routing we get final Physical device.

    See more

    Related Questions
    500+   more Questions to answer
    Most Related Articles