NOC:Switching Circuits and Logic Design - Study24x7
Social learning Network
NOC:Switching Circuits and Logic Design
broucher Course Brochure
NOC:Switching Circuits and Logic Design
by Prof Indranil Sengupta

Switching circuit theory is the mathematical study of the properties of networks of idealized switches. Such networks may be strictly combinational logic, in which their output state is only a function of the present state of their inputs; or may also contain sequential elements, where the present state depends on the present state and past states;...

0.0  (0 Ratings) 1276 Learner
validy img Validity Unlimited
level All Level
level English
cover Img Preview not available
Program Fee
FREE
About This Course

Switching circuit theory is the mathematical study of the properties of networks of idealized switches. Such networks may be strictly combinational logic, in which their output state is only a function of the present state of their inputs; or may also contain sequential elements, where the present state depends on the present state and past states;...

Show more
Course Curriculum
12 Sections | 56 Lecture | 26h 34min total length
Expand all sections
NOC:Switching Circuits and Logic Design

MODULE 1

| 02h 42min total length
  • <?php echo $alt; ?>

    Lecture 06: Error Detection and Correction

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 05: BCD and Gray Code Representations

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 04: Binary Addition and Subtraction

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 03: Signed and Unsigned Binary Number Representation

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 02: Octal and Hexadecimal Number Systems

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 01: Introduction

    27m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 2

| 01h 24min total length
  • <?php echo $alt; ?>

    Lecture 10: Emerging Technologies (Part II)

    21m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 09: Emerging Technologies (Part I)

    21m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 08: Logic Families to Implement Gates

    21m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 07: Logic Gates

    21m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 3

| 02h 58min total length
  • <?php echo $alt; ?>

    Lecture 15 : Functional Completeness

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 14 : Obtaining Canonical Representations of Functions

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 13 : Properties of Switching Functions

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 12 : Algebraic Manipulation

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 11 : Switching Algebra

    35m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 4

| 55min 56sec total length
  • <?php echo $alt; ?>

    Lecture 16: Minimization Using Karnaugh Maps (Part I)

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 17: Minimization Using Karnaugh Maps (Part II)

    27m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 5

| 03h 11min total length
  • <?php echo $alt; ?>

    Lecture 21: Design of Adders (Part I)

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 22: Design of Adders (Part II)

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 23: Design of Adders (Part III)

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 24: Logic Design(Part I)

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 25: Logic Design(Part II)

    29m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 26: Logic Design(Part III)

    32m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 6

| 02h 11min total length
  • <?php echo $alt; ?>

    Lecture 30: Threshold Logic and Threshold Gates

    32m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 29: Logic Design using AND-EXOR Network

    32m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 28: Binary Decision Diagrams (Part II)

    32m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 27: Binary Decision Diagrams (Part I)

    32m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 7

| 02h 34min total length
  • <?php echo $alt; ?>

    Lecture 31: Latches and Flip-Flops (Part I)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 32: Latches and Flip-Flops (Part II)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 33: Latches and Flip-Flops (Part III)

    31m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 34: Clocking and Timing (Part I)

    31m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 35: Clocking and Timing (Part II)

    31m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 8

| 02h 31min total length
  • <?php echo $alt; ?>

    Lecture 36: Synthesis of Synchronous Sequential Circuits (Part I)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 37: Synthesis of Synchronous Sequential Circuits (Part II)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 40: Minimization of Finite State Machines (Part I)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 39: Synthesis of Synchronous Sequential Circuits (Part IV)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 38: Synthesis of Synchronous Sequential Circuits (Part III)

    30m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 9

| 02h 14min total length
  • <?php echo $alt; ?>

    Lecture 46: Design of Counters (Part II)

    26m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 45: Design of Counters (Part I)

    26m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 44: Design of Registers (Part III)

    26m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 43: Design of Registers (Part II)

    26m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 42: Design of Registers (Part I)

    26m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 10

| 02h 09min total length
  • <?php echo $alt; ?>

    Lecture 51: Analog-to-Digital Converter (Part III)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 50: Analog-to-Digital Converter (Part II)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 49: Analog-to-Digital Converter (Part I)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 48: Digital-to-Analog Converter (Part II)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 47: Digital-to-Analog Converter (Part I)

    25m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 11

| 01h 03min total length
  • <?php echo $alt; ?>

    Lecture 54: Algorithmic State Machine (ASM) Chart

    21m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 53: Asynchronous Sequential Circuits (Part II)

    21m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 52: Asynchronous Sequential Circuits (Part I)

    21m <?php echo $alt; ?>
NOC:Switching Circuits and Logic Design

MODULE 12

| 02h 36min total length
  • <?php echo $alt; ?>

    Lecture 57 : Test Pattern Generation

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 56 : Fault Modeling

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 55 : Testing of Digital Circuits

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 58 : Design for Testability

    22m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 59 : Built-in Self-Test (Part I)

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 60 : Built-in Self-Test (Part II)

    21m <?php echo $alt; ?>
show 9 more sections
More Courses by Prof Indranil Sengupta

Electronic Design Automation

by Prof Indranil Sengupta
0.0 (0)

1 Enrollments

Validity Unlimited

Free

NOC:Computer architecture and organization

by Prof Indranil Sengupta
4.0 (0)

5 Enrollments

Validity Unlimited

Free

NOC:Embedded System Design with ARM

by Prof Indranil Sengupta
0.0 (0)

2 Enrollments

Validity Unlimited

Free

NOC:Hardware modeling using verilog

by Prof Indranil Sengupta
0.0 (0)

1 Enrollments

Validity Unlimited

Free

NOC:VLSI Physical Design

by Prof Indranil Sengupta
4.0 (0)

5 Enrollments

Validity Unlimited

Free